Comparing an FPGA to a cell for an image processing application

Authors:
Ryan N. Rakvic;Hau Ngo;Randy P. Broussard;Robert W. Ives
Affiliations:
Department of Electrical and Computer Engineering, U.S. Naval Academy, Annapolis, MD;Department of Electrical and Computer Engineering, U.S. Naval Academy, Annapolis, MD;Department of Systems Engineering, U.S. Naval Academy, Annapolis, MD;Department of Electrical and Computer Engineering, U.S. Naval Academy, Annapolis, MD
Venue:
EURASIP Journal on Advances in Signal Processing - Special issue on advanced image processing for defense and security applications
Year:
2010

Citing 4
Cited 1

Statistical Richness of Visual Phase Information: Update on Recognizing Persons by Iris Patterns

International Journal of Computer Vision
Iris-based personal authentication using a normalized directional energy feature

AVBPA'03 Proceedings of the 4th international conference on Audio- and video-based biometric person authentication
Localized iris image quality using 2-d wavelets

ICB'06 Proceedings of the 2006 international conference on Advances in Biometrics
How iris recognition works

IEEE Transactions on Circuits and Systems for Video Technology

Real-time video surveillance on an embedded, programmable platform

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern advancements in configurable hardware, most notably Field-Programmable Gate Arrays (FPGAs), have provided an exciting opportunity to discover the parallel nature of modern image processing algorithms. On the other hand, PlayStation3 (PS3) game consoles contain a multicore heterogeneous processor known as the Cell, which is designed to perform complex image processing algorithms at a high performance. In this research project, our aim is to study the differences in performance of a modern image processing algorithm on these two hardware platforms. In particular, Iris Recognition Systems have recently become an attractive identification method because of their extremely high accuracy. Iris matching, a repeatedly executed portion of a modern iris recognition algorithm, is parallelized on an FPGA system and a Cell processor. We demonstrate a 2.5 times speedup of the parallelized algorithm on the FPGA system when compared to a Cell processor-based version.