Fingerprint Image Enhancement: Algorithm and Performance Evaluation
IEEE Transactions on Pattern Analysis and Machine Intelligence
Fingerprint verification using ridge direction distribution and minutiae correspondence
Systems and Computers in Japan
Handbook of Fingerprint Recognition
Handbook of Fingerprint Recognition
An embedded multi-core biometric identification system
Microprocessors & Microsystems
FPGA-based Personal Authentication Using Fingerprints
Journal of Signal Processing Systems
Journal of Signal Processing Systems
Real-Time Speaker Verification System Implemented on Reconfigurable Hardware
Journal of Signal Processing Systems
Hi-index | 0.00 |
To the best of the authors' knowledge, this is the first brief that implements a complete automatic fingerprint-based authentication system (AFAS) application under a dynamically partial self-reconfigurable field-programmable gate array (FPGA). The main benefits of this implementation are the acceleration of the processing reached by the parallelism inherent to the hardware design, the high level of integration, the consequent security and reliability improvements provided by the usage of a system-on-programmable-chip device that is able to embed the main components of the application in a single chip, and the low cost achieved by the whole system due to the reconfigurability performance featured by the suggested FPGA. All these factors result in an outstanding system that is able to authenticate the identity of any user by means of those distinctive characteristics available in fingerprints. This brief reveals the advantages of run-time reconfigurable hardware in the implementation of those embedded systems demanding real-time performance at low cost. The minimization of the reconfiguration overhead by means of the proper sizing of the reconfigurable region in the FPGA and the design of a hardware configuration controller that is able to reach the maximum configuration rates allowed by the technology (3.2 Gb/s) are key factors to succeed in the development of the embedded AFAS application. The proposed system, which is implemented by means of hardware-software co-design techniques under a Virtex4 XC4VLX25 FPGA working at 100 MHz, is able to overcome in one order of magnitude the execution time performance achieved by a personal computer platform based on an Intel Core2Duo microprocessor running at 1.83 GHz.