Incremental synthesis of application domain specific processors

  • Authors:
  • M. Auguin;F. Boeri;C. Carriere;G. Menez

  • Affiliations:
  • Laboratoire d'Informatique Signaux et Systèmes, Université de Nice, URA, CNRS, Nice Cedex, France;Laboratoire d'Informatique Signaux et Systèmes, Université de Nice, URA, CNRS, Nice Cedex, France;Laboratoire d'Informatique Signaux et Systèmes, Université de Nice, URA, CNRS, Nice Cedex, France;Laboratoire d'Informatique Signaux et Systèmes, Université de Nice, URA, CNRS, Nice Cedex, France

  • Venue:
  • ICASSP'93 Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: plenary, special, audio, underwater acoustics, VLSI, neural networks - Volume I
  • Year:
  • 1993

Quantified Score

Hi-index 0.00

Visualization

Abstract

Synthesis of application domain specific processors may be achieved either by considering the set of applications as a macro-application or by performing an iterative synthesis process on the ordered list of applications. In the first approach, the whole set of basic blocks of all the applications are ordered according to the internal priority of the synthesis tool. The second one gives to the first applications the highest priority and forces adapted constructions in the final architecture. The paper deals with these appraoches through the use of the synthesis aided tool called CAPSYS.