Design constraint of fine grain supply voltage control LSI

Authors:
Atsuki Inoue
Affiliations:
Fujitsu Laboratories Ltd., Kawasaki, Kanagawa, Japan
Venue:
Proceedings of the 16th Asia and South Pacific Design Automation Conference
Year:
2011

Citing 5
Cited 0

Technology and design challenges for low power and high performance

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Low-Power CMOS Design

Low-Power CMOS Design
High-Speed Electrical Signaling: Overview and Limitations

IEEE Micro
Microarchitectural techniques for power gating of execution units

Proceedings of the 2004 international symposium on Low power electronics and design
Integrated analysis of power and performance for pipelined microprocessors

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

A supply voltage control technique for realizing low power LSI is utilized not only for general purpose processors, but also for custom ASIC thanks to advanced LSI design environments. Fine grain supply voltage control in time domain in power gating and DVFS scheme are seen as promising techniques to reduce power consumption. However, they require additional energy consumption for control themselves. In this paper, we discuss energy consumption including this overhead using simple circuit model and make it clear that charging energy of power supply line limits the minimum sleep duration or cycles as design constraint.