Non-Instruction Fetch-Based Architecture Reduces Almost 100 Percent of the Dynamic Power and Energy

Authors:
Abdelghani Renbi;Lennart Lindh;Jerker Delsing
Affiliations:
-;-;-
Venue:
GREENCOM-CPSCOM '10 Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing
Year:
2010

Citing 7
Cited 0

Reducing power in high-performance microprocessors

DAC '98 Proceedings of the 35th annual Design Automation Conference
Extending NASA's Data Processing to Spacecraft

Computer
Web Search for a Planet: The Google Cluster Architecture

IEEE Micro
Efficient Hardware Data Mining with the Apriori Algorithm on FPGAs

FCCM '05 Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Developing energy efficient filtering systems

Proceedings of the 32nd international ACM SIGIR conference on Research and development in information retrieval
Power and energy efficiency evaluation for HW and SW implementation of nxn matrix multiplication on Altera FPGAs

Proceedings of the 6th FPGAworld Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper demonstrates the benefit of FPGAs for better power and energy efficiency when exploited for non-instruction fetch-based architecture. By replacing load/store architecture by non-instruction fetch-based designs for matrix multiplication, we reduced almost 100 percent of the dynamic power. Hence reconfigurable computing is the potential key to saving energy in battery-powered embedded systems and to solve the dissipated power dilemma, as the heat becomes the bottleneck of traditional high frequency processors. If the same strategy is applied to mainstream computers and data center servers, we will not only reduce electricity bills but we will also contribute to greener computing by improving the IT sector's CO2 emissions. The work involves three different designs, which multiply two matrices A and B of nxn 32-bit items and store the result in C matrix of nxn 64-bit items. The first two designs employ a single-purpose processor with different number of storage registers 2n and 2n2 and the third design uses a computer system piloted by NIOS II/e processor with on-chip memory. The designs were captured in VHDL language and prototyped on an Alter a Cyclone II EP2C35F672C6 device. Both synthesis and place&route steps were performed with Quart us II 6.0 Web Edition. The experiments were made on Altera DE2 board. In this paper we have also clarified further the power estimation error of Alter a power estimation tools, which we have evaluated in [1].