Workload characterization of cryptography algorithms for hardware acceleration

  • Authors:
  • Jed Kao-Tung Chang;Chen Liu;Shaoshan Liu;Jean-Luc Gaudiot

  • Affiliations:
  • University of California, Irvine;Florida International University;Microsoft Corp;University of California, Irvine

  • Venue:
  • Proceedings of the 2nd ACM/SPEC International Conference on Performance engineering
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

Data encryption/decryption has become an essential component for modern information exchange. However, executing these cryptographic algorithms is often associated with huge overhead and the need to reduce this overhead arises correspondingly. In this paper, we select nine widely adopted cryptography algorithms and study their workload characteristics. Different from many previous works, we consider the overhead not only from the perspective of computation but also focusing on the memory access pattern. We break down the function execution time to identify the software bottleneck suitable for hardware acceleration. Then we categorize the operations needed by these algorithms. In particular, we introduce a concept called 'Load-Store Block' (LSB) and perform LSB identification of various algorithms. Our results illustrate that for cryptographic algorithms, the execution rate of most hotspot functions is more than 60%; memory access instruction ratio is mostly more than 60%; and LSB instructions account for more than 30% for selected benchmarks. Based on our findings, we suggest future directions in designing either the hardware accelerator associated with microprocessor or specific microprocessor for cryptography applications.