Instruction set extensions for efficient AES implementation on 32-bit processors

Authors:
Stefan Tillich;Johann Großschädl
Affiliations:
Institute for Applied Information Processing and Communications, Graz University of Technology, Graz, Austria;Institute for Applied Information Processing and Communications, Graz University of Technology, Graz, Austria
Venue:
CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
Year:
2006

Citing 12
Cited 22

Architectural support for fast symmetric-key cryptography

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
CryptoManiac: a fast flexible architecture for secure communication

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
System design methodologies for a wireless security processing platform

Proceedings of the 39th annual Design Automation Conference
Efficient Software Implementation of AES on 32-Bit Platforms

CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
AES and the cryptonite crypto processor

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
On-Chip Lookup Tables for Fast Symmetric-Key Encryption

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Speeding Up AES By Extending a 32 bit Processor Instruction Set

ASAP '06 Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors
An instruction set extension for fast and memory-efficient AES implementation

CMS'05 Proceedings of the 9th IFIP TC-6 TC-11 international conference on Communications and Multimedia Security
Accelerating AES using instruction set extensions for elliptic curve cryptography

ICCSA'05 Proceedings of the 2005 international conference on Computational Science and Its Applications - Volume Part II
How to maximize software performance of symmetric primitives on pentium III and 4 processors

FSE'05 Proceedings of the 12th international conference on Fast Software Encryption
How far can we go on the x64 processors?

FSE'06 Proceedings of the 13th international conference on Fast Software Encryption
A very compact s-box for AES

CHES'05 Proceedings of the 7th international conference on Cryptographic hardware and embedded systems

Accelerated AES implementations via generalized instruction set extensions

Journal of Computer Security - The Third IEEE International Symposium on Security in Networks and Distributed Systems
Area, delay, and power characteristics of standard-cell implementations of the AES S-Box

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Protecting AES Software Implementations on 32-Bit Processors Against Power Analysis

ACNS '07 Proceedings of the 5th international conference on Applied Cryptography and Network Security
VLSI Implementation of a Functional Unit to Accelerate ECC and AES on 32-Bit Processors

WAIFI '07 Proceedings of the 1st international workshop on Arithmetic of Finite Fields
Power Analysis Resistant AES Implementation with Instruction Set Extensions

CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems
Light-Weight Instruction Set Extensions for Bit-Sliced Cryptography

CHES '08 Proceeding sof the 10th international workshop on Cryptographic Hardware and Embedded Systems
A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions

CHES '09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems
Efficient, secure, and isolated execution of cryptographic algorithms on a cryptographic unit

Proceedings of the 2nd international conference on Security of information and networks
Boosting AES performance on a tiny processor core

CT-RSA'08 Proceedings of the 2008 The Cryptopgraphers' Track at the RSA conference on Topics in cryptology
Parallel processing for block ciphers on a fault tolerant networked processor array

International Journal of High Performance Systems Architecture
Instruction set extensions for the advanced encryption standard on a multithreaded software defined radio platform

International Journal of High Performance Systems Architecture
SCA-resistant embedded processors: the next generation

Proceedings of the 26th Annual Computer Security Applications Conference
Enhancing the performance of symmetric-key cryptography via instruction set extensions

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Workload characterization of cryptography algorithms for hardware acceleration

Proceedings of the 2nd ACM/SPEC International Conference on Performance engineering
FastCrypto: parallel AES pipelines extension for general-purpose processors

Neural, Parallel & Scientific Computations
FPGA implementation and performance evaluation of a high throughput crypto coprocessor

Journal of Parallel and Distributed Computing
An exploration of mechanisms for dynamic cryptographic instruction set extension

CHES'11 Proceedings of the 13th international conference on Cryptographic hardware and embedded systems
Efficient hashing using the AES instruction set

CHES'11 Proceedings of the 13th international conference on Cryptographic hardware and embedded systems
Fast software implementation of AES-CCM on multiprocessors

ICA3PP'11 Proceedings of the 11th international conference on Algorithms and architectures for parallel processing - Volume Part II
On using instruction-set extensions for minimizing the hardware-implementation costs of symmetric-key algorithms on a low-resource microcontroller

RFIDSec'12 Proceedings of the 8th international conference on Radio Frequency Identification: security and privacy issues
Architectures of flexible symmetric key crypto engines—a survey: From hardware coprocessor to multi-crypto-processor system on chip

ACM Computing Surveys (CSUR)
Secure computing with the MPEG RVC framework

Image Communication

Quantified Score

Hi-index	0.00

Visualization

Abstract

Secure communication over public networks like the Internet requires the use of cryptographic algorithms as basic building blocks. Most cryptographic workloads pose a considerable burden on devices like PDAs, cell phones, and sensor nodes, which are limited in processing power, memory and energy. In this paper we present an approach to increase the efficiency of 32-bit processors for handling symmetric cryptographic algorithms with the help of instruction set extensions. We propose a number of custom instructions to support the Advanced Encryption Standard (AES). Using the SPARC V8-compatible Leon2 embedded processor, we evaluate the effects of the extensions on performance and code size of AES, as well as on silicon area. With a moderate increase in silicon area, AES performance can be improved by a factor of nearly 10, while code size is reduced significantly and implementation flexibility is retained. We also show that our approach is very beneficial for implementation in superscalar processors and that it can compete with the performance of previously proposed cryptographic processors and instruction set extensions.