Accelerating AES using instruction set extensions for elliptic curve cryptography

Authors:
Stefan Tillich;Johann Großschädl
Affiliations:
Institute for Applied Information Processing and Communications, Graz University of Technology, Graz, Austria;Institute for Applied Information Processing and Communications, Graz University of Technology, Graz, Austria
Venue:
ICCSA'05 Proceedings of the 2005 international conference on Computational Science and Its Applications - Volume Part II
Year:
2005

Citing 5
Cited 8

Cryptography Efficient Permutation Instructions for Fast Software

IEEE Micro
Efficient Software Implementation of AES on 32-Bit Platforms

CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
A Highly Regular and Scalable AES Hardware Architecture

IEEE Transactions on Computers
A 10-Gbps full-AES crypto design with a twisted BDD S-box architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A side-channel analysis resistant description of the AES s-box

FSE'05 Proceedings of the 12th international conference on Fast Software Encryption

AES Efficient implementation for extensible firmware interface

MS'06 Proceedings of the 17th IASTED international conference on Modelling and simulation
Accelerated AES implementations via generalized instruction set extensions

Journal of Computer Security - The Third IEEE International Symposium on Security in Networks and Distributed Systems
VLSI Implementation of a Functional Unit to Accelerate ECC and AES on 32-Bit Processors

WAIFI '07 Proceedings of the 1st international workshop on Arithmetic of Finite Fields
Instruction set extensions for the advanced encryption standard on a multithreaded software defined radio platform

International Journal of High Performance Systems Architecture
Enhancing the performance of symmetric-key cryptography via instruction set extensions

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
FastCrypto: parallel AES pipelines extension for general-purpose processors

Neural, Parallel & Scientific Computations
An instruction set extension for fast and memory-efficient AES implementation

CMS'05 Proceedings of the 9th IFIP TC-6 TC-11 international conference on Communications and Multimedia Security
Instruction set extensions for efficient AES implementation on 32-bit processors

CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Advanced Encryption Standard (AES) specifies an algorithm for a symmetric-key cryptosystem that has already found wide adoption in security applications. A substantial part of the AES algorithm are the MixColumns and InvMixColumns operations, which involve multiplications in the binary extension field GF(28). Recently proposed instruction set extensions for elliptic curve cryptography (ECC) include custom instructions for the multiplication of binary polynomials. In the present paper we analyze how well these custom instructions are suited to accelerate a software implementation of the AES. We used the SPARC V8-compatible LEON-2 processor with ECC extensions for verification and to obtain realistic timing results. Taking the fastest implementation for 32-bit processors as reference, we were able to achieve speedups of up to 25% for encryption and nearly 20% for decryption.