Continuous-time delta-sigma modulators for high-speed A/D conversion: theory, practice and fundamental performance limits
Analog Circuit Design Techniques at 0.5V
Analog Circuit Design Techniques at 0.5V
A 0.5-V wideband amplifier for a 1-MHz CT complex delta-sigma modulator
IEEE Transactions on Circuits and Systems II: Express Briefs
A 0.5-V 81.2 dB SNDR audio-band continuous-time Delta-Sigma modulator with SCR feedback
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing
Hi-index | 0.00 |
This manuscript reports a 0.5聽V 1-MHz signal bandwidth third-order continuous-time complex ΔΣ modulator for analog-to-digital conversion in GFSK receivers. A special common-mode level arrangement and gate-input self-biased amplifiers allows the modulator to meet the speed requirement at the low supply voltage. Realized in a 0.13-μm triple-well CMOS process and using only standard VT devices, the modulator achieves a peak SNDR of 61.9聽dB, a dynamic range of 65.7聽dB and an image rejection ratio of 46.3聽dB with 3.4-mW consumption at the nominal supply of 0.5聽V, and occupies a die area of 0.9聽mm2.