Design of a low power wide-band high resolution programmable frequency divider

Authors:
X. P. Yu;M. A. Do;L. Jia;J. G. Ma;K. S. Yeo
Affiliations:
School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore;School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore;School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore;School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore;School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2005

Citing 0
Cited 2

Ultra low power frequency divider for 2.45 GHz ZigBee frequency synthesizer

Analog Integrated Circuits and Signal Processing
A low-area full-division-range programmable frequency divider with a 50% duty-cycle output

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The design of a high-speed wide-band high resolution programmable frequency divider is investigated. A new reloadable D flip-flop for the high speed programmable frequency divider is proposed. It is optimized in terms of propagation delay and power consumption as compared with the existing designs. Measurement results show that an all-stage programmable counter implemented with this D flip-flop using the Chartered 0.18 µm CMOS process is capable of operating up to 1.8 GHz for a 1.8 V supply voltage and a 5.8-mW power consumption. By using this counter, an ultra-wide range high resolution frequency divider is achieved with low power consumption for 5-6-GHz wireless LAN applications.