Placement for large-scale floating-gate field-programable analog arrays

Authors:
Faik Baskaya;Sasank Reddy;Sung Kyu Lim;David V. Anderson
Affiliations:
School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA;Department of Electrical Engineering, University of California Los Angeles, CA;School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA;School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2006

Citing 4
Cited 2

Multilevel hypergraph partitioning: application in VLSI domain

DAC '97 Proceedings of the 34th annual Design Automation Conference
Behavioral partitioning in the synthesis of mixed analog-digital systems

Proceedings of the 38th annual Design Automation Conference
Behavioral synthesis of field programmable analog array circuits

ACM Transactions on Design Automation of Electronic Systems (TODAES)
VPR: A new packing, placement and routing tool for FPGA research

FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications

Configurable analog signal processing

Digital Signal Processing
Net-sensitivity-based optimization of large-scale field-programmable analog array (FPAA) placement and routing

IEEE Transactions on Circuits and Systems II: Express Briefs

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern advances in reconfigurable analog technologies are allowing field-programmable analog arrays (FPAAs) to dramatically grow in size, flexibility, and usefulness. Our goal in this paper is to develop the first placement algorithm for large-scale floating-gate-based FPAAs with a focus on the minimization of the parasitic effects on interconnects under various device-related constraints. Our FPAAclustering algorithm first groups analog components into a set of clusters so that the total number of routing switches used is minimized and all IO paths are balanced in terms of routing switches used. Our FPAA placement algorithm then maps each cluster to a computational analog block (CAB) of the target FPAA while focusing on routing switch usage and balance again. Experimental results demonstrate the effectiveness of our approach.