A hardware-efficient technique to implement a trellis code modulation decoder

Authors:
Anh Dinha;Xiao Hu
Affiliations:
Department of Electrical Engineering, University of University of Saskatchewan, Saskatoon, Canada;Plant Biotechnology Institute, National Research Council, Saskatoon, Canada and Department of Electrical Engineering, University of Saskatchewan, Saskatoon, Canada
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2005

Trellis-coded modulation with multidimensional constellations

IEEE Transactions on Information Theory
Error-correcting coding theory

Error-correcting coding theory
Digital modulation and coding

Digital modulation and coding
Introduction to Trellis-Coded Modulation with Applications

Introduction to Trellis-Coded Modulation with Applications
A 550 Mb/s Radix-4 Bit-level Pipelined 16-State 0.25-µm CMOS Viterbi Decoder

ASAP '00 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors

A low-complexity viterbi decoder for space-time trellis codes

IEEE Transactions on Circuits and Systems Part I: Regular Papers
An efficient 4-D 8PSK TCM decoder architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00