Emulating transactional memory on FPGA multiprocessors

Authors:
Matteo Pusceddu;Simone Ceccolini;Antonino Tumeo;Gianluca Palermo;Donatella Sciuto
Affiliations:
Politecnico di Milano, DEI, Italy;Politecnico di Milano, DEI, Italy;Pacific Northwest National Laboratory, Richland, WA;Politecnico di Milano, DEI, Italy;Politecnico di Milano, DEI, Italy
Venue:
ARCS'11 Proceedings of the 24th international conference on Architecture of computing systems
Year:
2011

Citing 9
Cited 0

Splash 2

SPAA '92 Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures
Transactional memory: architectural support for lock-free data structures

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Software transactional memory

Proceedings of the fourteenth annual ACM symposium on Principles of distributed computing
Transactional lock-free execution of lock-based programs

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Transactional Coherence and Consistency: Simplifying Parallel Hardware and Software

IEEE Micro
ATLAS: a chip-multiprocessor with transactional memory support

Proceedings of the conference on Design, automation and test in Europe
Configurable Transactional Memory

FCCM '07 Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
HW/SW methodologies for synchronization in FPGA multiprocessors

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we discuss the development of two emulation platforms for transactional memory systems on a single Field Programmable Gate Array (FPGA). We introduce two systems, integrating only off-the-shelf components, that respectively use a centralized and a distributed approach, presenting their hardware and software design. We analyze and compare these two architectures to a lock based multiprocessor prototype, discussing the trade-offs in terms of design complexity, performance and scalability.