Techniques and standards for image, video, and audio coding
Techniques and standards for image, video, and audio coding
Architecture for VLSI Design of Reed-Solomon Decoders
IEEE Transactions on Computers
A Configurable Common Filterbank Processor for Multi-Standard Audio Decoder
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
An ASIC implementation of the MPEG-2 audio decoder
IEEE Transactions on Consumer Electronics
A novel MPEG-2 audio decoder with efficient data arrangement and memory configuration
IEEE Transactions on Consumer Electronics
Design and VLSI implementation of a digital audio-specific DSP core for MP3/AAC
IEEE Transactions on Consumer Electronics
| Hi-index | 0.00 |
Degrouping is the key component in MPEG Layer II audio decoding. It mainly contains the arithmetic operations of division and modulo. So far no dedicated degrouping algorithm and architecture is well realized. In the paper we propose a novel degrouping algorithm and its architecture design with low complexity design consideration. Our approach relies on only using the addition and subtraction instead of the division and modulo arithmetic operations. By use of this technique, it achieves the equivalent result without any loss of accuracy. The proposed design is without any multiplier, divider and ROM table and thus it can reduce the design complexity and chip area. In addition, it does not need any programming effort on numerical analysis. The result shows that it takes the advantages of simple and low cost design. Furthermore, it achieves high efficiency on fixed throughput with only one clock cycle per sample. The VLSI implementation result indicates the gate counts are only 527.