A programmable and scalable technique to design spintronic logic circuits based on magnetic tunnel junctions

Authors:
Shruti Patil;David J. Lilja
Affiliations:
University of Minnesota, Minneapolis, MN, USA;University of Minnesota, Minneapolis, MN, USA
Venue:
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Year:
2011

Citing 3
Cited 0

Development of the magnetic tunnel junction MRAM at IBM: from first junctions to a 16-Mb MRAM demonstrator chip

IBM Journal of Research and Development - Spintronics
Design of a spintronic arithmetic and logic unit using magnetic tunnel junctions

Proceedings of the 5th conference on Computing frontiers
Spintronic Device Based Non-volatile Low Standby Power SRAM

ISVLSI '08 Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

Exciting developments are taking place in the field of spintronics, particularly with the advances in the fabrication and characterization of devices such as Magnetic Tunnel Junctions (MTJ). The distinction of spintronic devices from conventional electronic devices makes it challenging to design efficient, scalable and low power logic circuits with MTJs. We propose a programmable and scalable technique to design MTJ-based logic circuits that are capable of implementing any 2-input logic truth table. We present the energy-delay trade-offs of this design with respect to circuit parameters. We also demonstrate that this circuit can be scaled to a 6-input logic function without incurring an increase in the energy consumption.