FPGA implementation of a W-CDMA system based on IP functions

Authors:
Aifeng Ren;Qinye Yin
Affiliations:
School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an, China and School of Electronic and Engineering, XiDian University, Xi'an, China;School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an, China
Venue:
CONTROL'05 Proceedings of the 2005 WSEAS international conference on Dynamical systems and control
Year:
2005

Citing 4
Cited 1

Implementation aspects for successive interference cancellation in DS/CDMA systems

Wireless Networks
W-CDMA Mobile Communication Systems

W-CDMA Mobile Communication Systems
FPGA Implementation of Carrier Synchronization for QAM Receivers

Journal of VLSI Signal Processing Systems
Multi-user detection for DS-CDMA communications

IEEE Communications Magazine

Design and implementation of a system bus - SPI bridge for wireless radio prototyping

WSEAS Transactions on Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents architecture design and FPGA implementation for W-CDMA transceiver system. Altera high-density, high-performance programmable logic devices (PLDs) combined with intellectual property (IP) functions and the Quartus II development software provide a complete solution for the wireless communications application. The paper describes how to implement a wideband code division multiple access system that conforms to the IMT-2000 standard using Altera field programmable gate array (FPGA) devices and IP functions.