Petri net based performance modeling for effective DVFS for multithreaded programs

Authors:
Arun Rangasamy;Y. N. Srikant
Affiliations:
Indian Institute of Science, Bangalore, India;Indian Institute of Science, Bangalore, India
Venue:
Proceedings of the 2011 ACM Symposium on Applied Computing
Year:
2011

Citing 3
Cited 0

Specification of software pipelining using Petri nets

International Journal of Parallel Programming
The M5 Simulator: Modeling Networked Systems

IEEE Micro
Compiler-directed frequency and voltage scaling for a multiple clock domain microarchitecture

Proceedings of the 5th conference on Computing frontiers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dynamic Voltage and Frequency Scaling (DVFS) is a very effective tool for designing trade-offs between energy and performance. In this paper, we use a formal Petri net based program performance model that directly captures both the application and system properties, to find energy efficient DVFS settings for CMP systems, that satisfy a given performance constraint, for SPMD multithreaded programs. Experimental evaluation shows that we achieve significant energy savings, while meeting the performance constraints.