Logic circuits synthesis through genetic algorithms

  • Authors:
  • Cecília Reis;J. A. Tenreiro Machado;J. Boaventura Cunha

  • Affiliations:
  • Engineering Department, Institute of Engineering of Porto, Porto, Portugal;Engineering Department, Institute of Engineering of Porto, Porto, Portugal;Engineering Department, Univ. of Trás-os-Montes and Alto Douro, Vila Real, Portugal

  • Venue:
  • EC'05 Proceedings of the 6th WSEAS international conference on Evolutionary computing
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper proposes a genetic algorithm for designing combinational logic circuits and studies four different case examples: the 2-to-1 multiplexer, the one-bit full adder, the four-bit parity checker and the two-bit multiplier. The objective of this work is to generate a functional circuit with the minimum number of logic gates. It is also studied the scalability problem that emerges from the exponential growth of the truth table when the circuits complexity increases. Furthermore, it is as well investigated the population size and the processing time for achieving a solution in order to establish a compromise between the two parameters.