Evolutionary Synthesis of LogicCircuits Using Information Theory
Artificial Intelligence Review
Investigating the performance of module acquisition in cartesian genetic programming
GECCO '05 Proceedings of the 7th annual conference on Genetic and evolutionary computation
The Hierarchical Fair Competition (HFC) Framework for Sustainable Evolutionary Algorithms
Evolutionary Computation
Evolutionary synthesis of logic circuits using information theory
Artificial intelligence in logic design
Evolutionary morphogenesis for multi-cellular systems
Genetic Programming and Evolvable Machines
Reducing the number of transistors in digital circuits using gate-level evolutionary design
Proceedings of the 9th annual conference on Genetic and evolutionary computation
Proceedings of the 10th annual conference companion on Genetic and evolutionary computation
ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Practical and scalable evolution of digital circuits
Applied Soft Computing
Proceedings of the 11th Annual Conference Companion on Genetic and Evolutionary Computation Conference: Late Breaking Papers
A three-step decomposition method for the evolutionary design of sequential logic circuits
Genetic Programming and Evolvable Machines
Task decomposition and evolvability in intrinsic evolvable hardware
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Fitness landscape analysis and image filter evolution using functional-level CGP
EuroGP'07 Proceedings of the 10th European conference on Genetic programming
A developmental method for growing graphs and circuits
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Virtual reconfigurable circuits for real-world applications of evolvable hardware
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Evolution of self-diagnosing hardware
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Evolutionary design of generic combinational multipliers using development
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Steps forward to evolve bio-inspired embryonic cell-based electronic systems
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Designing electronic circuits by means of gene expression programming II
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Proceedings of the 12th annual conference companion on Genetic and evolutionary computation
Designing combinational circuits with an evolutionary algorithm based on the repair technique
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
Logic circuits synthesis through genetic algorithms
EC'05 Proceedings of the 6th WSEAS international conference on Evolutionary computing
GECCO 2011 tutorial: cartesian genetic programming
Proceedings of the 13th annual conference companion on Genetic and evolutionary computation
Challenges of evolvable hardware: past, present and the path to a promising future
Genetic Programming and Evolvable Machines
ECAL'05 Proceedings of the 8th European conference on Advances in Artificial Life
ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
GECCO 2012 tutorial: cartesian genetic programming
Proceedings of the 14th annual conference companion on Genetic and evolutionary computation
Optimization principles for arithmetic functions in hardware-software co-design
Proceedings of the Winter Simulation Conference
GECCO 2013 tutorial: cartesian genetic programming
Proceedings of the 15th annual conference companion on Genetic and evolutionary computation
Hi-index | 0.00 |
A major problem in the evolutionary design of combinational circuits is the problem of scale. This refers to the design of electronic circuits in which the number of gates required to implement the optimal circuit is too high to search the space of all designs in reasonable time, even by evolution. The reason is twofold: firstly, the size of the search space becomes enormous as the number of gates required to implement the circuit is increased, and secondly, the time required to calculate the fitness of a circuit grows as the size of the truth table of the circuit.This paper studies the evolutionary design of combinational circuits, particularly the three-bit multiplier circuit, in which the basic building blocks are small sub-circuits, modules inferred from other evolved designs. The structure of the resulting fitness landscapes is studied and it is shown that in general the principles of evolving digital circuits are scalable. Thus to evolve digital circuits using modules is faster, since the building blocks of the circuit are sub-circuits rather than two-input gates. This can also be a disadvantage, since the number of gates of the evolved designs grows as the size of the modules used.