Evolution of self-diagnosing hardware

Authors:
Miguel Garvie;Adrian Thompson
Affiliations:
Centre for Computational Neuroscience and Robotics, School of Cognitive and Computing Sciences, University of Sussex, Brighton, UK;Centre for Computational Neuroscience and Robotics, School of Cognitive and Computing Sciences, University of Sussex, Brighton, UK
Venue:
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Year:
2003

Citing 23
Cited 4

Adaptation in natural and artificial systems

Adaptation in natural and artificial systems
Genetic programming: on the programming of computers by means of natural selection

Genetic programming: on the programming of computers by means of natural selection
On-line fault detection for bus-based field programmable gate arrays

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis of unconventional evolved electronics

Communications of the ACM
Theoretical properties of LFSRs for built-in self test

Integration, the VLSI Journal
BIST for systems-on-a-chip

Integration, the VLSI Journal - Special issue on VLSI testing
Testing and build-in self-test - a survey

Journal of Systems Architecture: the EUROMICRO Journal
Genetic Algorithms in Search, Optimization and Machine Learning

Genetic Algorithms in Search, Optimization and Machine Learning
Principles in the Evolutionary Design of Digital Circuits—Part I

Genetic Programming and Evolvable Machines
Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware

ICES '98 Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware
Proceedings of the Third International Conference on Evolvable Systems: From Biology to Hardware

ICES '00 Proceedings of the Third International Conference on Evolvable Systems: From Biology to Hardware
Unconstrained Evolution and Hard Consequences

Papers from an international workshop on Towards Evolvable Hardware, The Evolutionary Engineering Approach
Reuse, Parameterized Reuse, and Hierarchical Reuse of Substructures in Evolving Electrical Circuits Using Genetic Programming

ICES '96 Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware
A New Research Tool for Intrinsic Hardware Evolution

ICES '98 Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware
Embryonics: A Microscopic View of the Molecular Architecture

ICES '98 Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware
Distributed Genetic Algorithms

Proceedings of the 3rd International Conference on Genetic Algorithms
A Divide-and-Conquer Approach to Evolvable Hardware

ICES '98 Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware
On the Filtering Properties of Evolved Gate Arrays

EH '99 Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware
Scalability Problems of Digital Circuit Evolution: Evolvability and Efficient Designs

EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Bidirectional Incremental Evolution in Extrinsic Evolvable Hardware

EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Towards the Automatic Design of More Efficient Digital Circuits

EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Fault Tolerance by Design Diversity: Concepts and Experiments

Computer
Immunotronics - novel finite-state-machine architectures withbuilt-in self-test using self-nonself differentiation

IEEE Transactions on Evolutionary Computation

On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits

Proceedings of the 3rd conference on Computing frontiers
Evolutionary functional recovery in virtual reconfigurable circuits

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Genetic algorithm for test pattern generator design

Applied Intelligence
A module-level three-stage approach to the evolutionary design of sequential logic circuits

Genetic Programming and Evolvable Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

The evolution of digital circuits performing built-in self-test behaviour is attempted in simulation for a one bit adder and a two bit multiplier. Promising results show evolved designs can perform a better diagnosis using less resources than hand-designed equivalents. Future extensions of the approach could allow the self-diagnosis of analog circuits under failure and abnormal operating conditions.