A multi-chromosome approach to standard and embedded cartesian genetic programming
Proceedings of the 8th annual conference on Genetic and evolutionary computation
Evolutionary morphogenesis for multi-cellular systems
Genetic Programming and Evolvable Machines
Proceedings of the 10th annual conference companion on Genetic and evolutionary computation
Transistor-Level Evolution of Digital Circuits Using a Special Circuit Simulator
ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Practical and scalable evolution of digital circuits
Applied Soft Computing
Proceedings of the 11th Annual Conference Companion on Genetic and Evolutionary Computation Conference: Late Breaking Papers
Learning with a Quadruped Chopstick Robot
MLDM '09 Proceedings of the 6th International Conference on Machine Learning and Data Mining in Pattern Recognition
A three-step decomposition method for the evolutionary design of sequential logic circuits
Genetic Programming and Evolvable Machines
Gate-level optimization of polymorphic circuits using Cartesian genetic programming
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Fitness landscape analysis and image filter evolution using functional-level CGP
EuroGP'07 Proceedings of the 10th European conference on Genetic programming
Using negative correlation to evolve fault-tolerant circuits
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Evolving multiplier circuits by training set and training vector partitioning
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Evolution of self-diagnosing hardware
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Evolutionary design of generic combinational multipliers using development
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Hardware accelerators for Cartesian genetic programming
EuroGP'08 Proceedings of the 11th European conference on Genetic programming
When does Cartesian genetic programming minimize the phenotype size implicitly?
Proceedings of the 12th annual conference on Genetic and evolutionary computation
Proceedings of the 12th annual conference companion on Genetic and evolutionary computation
An efficient selection strategy for digital circuit evolution
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
Evolving digital circuits using complex building blocks
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
GECCO 2011 tutorial: cartesian genetic programming
Proceedings of the 13th annual conference companion on Genetic and evolutionary computation
Proceedings of the 13th annual conference companion on Genetic and evolutionary computation
Evolving cell array configurations using CGP
EuroGP'11 Proceedings of the 14th European conference on Genetic programming
Genetic Programming and Evolvable Machines
Towards automated design of large-scale circuits by combining evolutionary design with data mining
PAKDD'06 Proceedings of the 10th Pacific-Asia conference on Advances in Knowledge Discovery and Data Mining
CIS'05 Proceedings of the 2005 international conference on Computational Intelligence and Security - Volume Part I
CBR-Based knowledge discovery on results of evolutionary design of logic circuits
ADMA'06 Proceedings of the Second international conference on Advanced Data Mining and Applications
A flexible on-chip evolution system implemented on a xilinx Virtex-II pro device
ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
GECCO 2012 tutorial: cartesian genetic programming
Proceedings of the 14th annual conference companion on Genetic and evolutionary computation
GECCO 2013 tutorial: cartesian genetic programming
Proceedings of the 15th annual conference companion on Genetic and evolutionary computation
GP-induced and explicit bloating of the seeds in incremental GP improves evolutionary success
Genetic Programming and Evolvable Machines
Hi-index | 0.00 |
This paper introduces a new methodology of evolving electronic circuits by which the process of evolutionary design is guaranteed to produce a functionally correct solution. The method employs a mapping to represent an electronic circuit on an array of logic cells that is further encoded within a genotype. The mapping is many-to-one and thus there are many genotypes that have equal fitness values.Genotypes with equal fitness values define subgraphs in the resulting fitness landscapes referred to as neutral networks. This is further used in the design of a neutral network that connects the conventional with other more efficient designs. To explore such a network a navigation strategy is defined by which the space of all functionally correct circuits can be explored.The paper shows that very efficient digital circuits can be obtained by evolving from the conventional designs. Results for several binary multiplier circuits such as the three and four-bit multipliers are reported. The evolved solution for the three-bit multiplier consists of 23 two-input logic gates that in terms of number of two-input gates used is 23: 3 percentages more efficient than the most efficient known conventional design. The logic operators required to implement this circuit are 14 ANDs, 9 XORs, and 2 inversions (NOT). The evolved four-bit multiplier consists of 57 two-input logic gates that are 10: 9 percentages more efficient (in terms of number of two-input gates used) than the most efficient known conventional design. The optimal size of the target circuits is also studied by measuring the length of the neutral walks from the obtained designs.