Genetic programming II: automatic discovery of reusable programs
Genetic programming II: automatic discovery of reusable programs
Principles in the Evolutionary Design of Digital Circuits—Part I
Genetic Programming and Evolvable Machines
ICES '96 Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware
Promises and Challenges of Evolvable Hardware
ICES '96 Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware
Shrinking the Genotype: L-systems for EHW?
ICES '01 Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware
A Pattern Recognition System Using Evolvable Hardware
PPSN IV Proceedings of the 4th International Conference on Parallel Problem Solving from Nature
Hardware Evolution at Function Level
PPSN IV Proceedings of the 4th International Conference on Parallel Problem Solving from Nature
An Extrinsic Function-Level Evolvable Hardware Approach
Proceedings of the European Conference on Genetic Programming
Proceedings of the European Conference on Genetic Programming
Scalability Problems of Digital Circuit Evolution: Evolvability and Efficient Designs
EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Towards the Automatic Design of More Efficient Digital Circuits
EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Circuit Morphologies and Ontogenies
EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
Towards Development in Evolvable Hardware
EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
Exploring FPGA Structures for Evolving Fault Tolerant Hardware
EH '03 Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware
The Importance of Reuse and Development in Evolvable Hardware
EH '03 Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware
Genetic Programming IV: Routine Human-Competitive Machine Intelligence
Genetic Programming IV: Routine Human-Competitive Machine Intelligence
Evolutionary Algorithms and Theirs Use in the Design of Sequential Logic Circuits
Genetic Programming and Evolvable Machines
Evolutionary Design of Digital Circuits: Where Are Current Limits?
AHS '06 Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems
Genetic learning based fault tolerant models for digital systems
Applied Soft Computing
A developmental method for growing graphs and circuits
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Evolving multiplier circuits by training set and training vector partitioning
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Genetic Programming and Evolvable Machines
A module-level three-stage approach to the evolutionary design of sequential logic circuits
Genetic Programming and Evolvable Machines
| Hi-index | 0.00 |
This paper addresses the scalability problem prevalent in the evolutionary design of digital circuits and shows that Evolvable Hardware (EHW) can indeed be considered as a viable alternative design methodology for large and complex circuits. Despite the effort by the EHW community to overcome the scalability problems using both direct mapped techniques and developmental approaches, so far only small circuits have been evolved. This paper shows that, by partitioning a digital circuit and making use of a modular developmental approach, namely, the Modular Developmental Cartesian Genetic Programming (MDCGP) technique, it is indeed possible to evolve large circuits. As a proof of concept, a 5x5 multiplier is evolved for partition sizes of 32 and 64. It is shown that compared to the direct evolution technique, the MDCGP technique provides five times reduction in terms of evolution times, 6-56% reduction in area and improved fault tolerance. The technique is readily scalable and can be applied to even larger partition sizes, and also to sequential circuits, thus providing a promising path to evolve large and complex circuits.