Exact combinational logic synthesis and non-standard circuit design
Proceedings of the 5th conference on Computing frontiers
KES '08 Proceedings of the 12th international conference on Knowledge-Based Intelligent Information and Engineering Systems, Part III
ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Fast evolution of large digital circuits
WSEAS Transactions on Computers
Practical and scalable evolution of digital circuits
Applied Soft Computing
Implementing multi-VRC cores to evolve combinational logic circuits in parallel
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
Introducing partitioning training set strategy to intrinsic incremental evolution
MICAI'06 Proceedings of the 5th Mexican international conference on Artificial Intelligence
Hi-index | 0.01 |
The objective of this paper is to classify the approaches proposed to the evolutionary digital circuit design in the recent years and to identify the levels of complexity and innovation that can be obtained by means of these approaches. In particular, gate-level evolution, circuit evolution in PLAs, functional-level evolution, incremental evolution, evolution utilizing developmental schemes and some application-specific schemes are analyzed. It is shown that we are able to effectively explore the search spaces not much larger than 2^1000 points and that the innovative solutions can be produced independently of the utilized method.