A pipeline interleaved heterogeneous SIMD soft processor array architecture for MIMO-OFDM detection

Authors:
Xuezheng Chu;John McAllister;Roger Woods
Affiliations:
Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK;Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK;Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK
Venue:
ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Year:
2011

Citing 8
Cited 1

Lattice basis reduction: improved practical algorithms and solving subset sum problems

Mathematical Programming: Series A and B
Application-specific customization of parameterized FPGA soft-core processors

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
System architecture and implementation of MIMO sphere decoders on FPGA

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Array like runtime reconfigurable MIMO detectors for 802.11n WLAN: a design case study

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Vector Processing as a Soft Processor Accelerator

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Programmable processor implementations of K-best list sphere detector for MIMO receiver

Signal Processing
Fine-grain performance scaling of soft vector processors

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Algorithm and implementation of the K-best sphere decoding for MIMO detection

IEEE Journal on Selected Areas in Communications

A lean FPGA soft processor built using a DSP block

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

The most promising way to maintain reliable data transfer across the rapidly fluctuating channels used by next generation multipleinput multiple-output communications schemes is to exploit run-time variable modulation and antenna configurations. This demands that the baseband signal processing architectures employed in the communications terminals must provide low cost and high performance with runtime reconfigurability. We present a softcore-processor based solution to this issue, and show for the first time, that such programmable architectures can enable real-time data operation for cutting-edge standards such as 802.11n; furthermore, by exploiting deep processing pipelines and interleaved task execution, the cost and performance of these architectures is shown to be on a par with traditional dedicated circuit based solutions. We believe this to be the first such programmable architecture to achieve this, and the combination of implementation efficiency and programmability makes this implementation style the most promising approach for hosting such dynamic architectures.