A dynamic reconfigurable CPLD architecture for structured ASIC technology

Authors:
Traian Tulbure
Affiliations:
Dept. of Electronics and Computers, Transilvania University, Brasov, Romania
Venue:
ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Year:
2011

Citing 4
Cited 0

DPGA utilization and application

Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays
Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs

IEEE Transactions on Computers
A time-multiplexed FPGA

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the architecture of a reconfigurable Complex Programmable Logic Device (CPLD) designed for structured ASIC technology. The proposed architecture adds the feature of reconfiguration to structured ASIC with both static and dynamic reconfiguration options. Static reconfiguration is realized using the possibility to reprogram the SRAM based look-up tables at power-up while dynamic reconfiguration uses embedded memory to implement a multi-context device. Dynamic reconfiguration is realized by storing sixteen CPLD configurations in on-chip memory. This inactive on-chip memory is distributed around the chip allowing single cycle configuration change and it can be accessed either from offchip or from internal logic. Implementation results on structured ASIC validated the solution from both area and timing perspective.