Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption
Journal of Electronic Testing: Theory and Applications
Concurrent Error Detection Using Monitoring Machines
IEEE Design & Test
Multiple Fault Detection in Parity Checkers
IEEE Transactions on Computers
Functional test generation for non-scan sequential circuits
VLSID '95 Proceedings of the 8th International Conference on VLSI Design
| Hi-index | 0.00 |