Fault Tolerant Single Error Correction Encoders

Authors:
Juan Antonio Maestro;Pedro Reviriego;Costas Argyrides;Dhiraj K. Pradhan
Affiliations:
Departmento de Ingenieria Informatica, Universidad Antonio de Nebrija, Madrid, Spain;Departmento de Ingenieria Informatica, Universidad Antonio de Nebrija, Madrid, Spain;Research, C.A. EVOLVIT LTD, Limassol, Cyprus 3010;Computer Science Department, University of Bristol, Bristol, UK
Venue:
Journal of Electronic Testing: Theory and Applications
Year:
2011

Citing 4
Cited 0

The Reliability of Single-Error Protected Computer Memories

IEEE Transactions on Computers
CMOS memory circuits

CMOS memory circuits
Error Control Coding, Second Edition

Error Control Coding, Second Edition
A class of optimal minimum odd-weight-column SEC-DED codes

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

Soft errors are an important issue for circuit reliability. To mitigate their effects on the system functionality, different techniques are used. In many cases Error Correcting Codes (ECC) are used to protect circuits. Single Error Correction (SEC) codes are commonly used in memories and can effectively remove errors as long as there is only one error per word. Soft errors however may also affect the circuits that implement the Error Correcting Codes: the encoder and the decoder. In this paper, the protection against soft errors in the ECC encoder is studied and an efficient fault tolerant implementation is proposed.