Table-Based division by small integer constants
ARC'12 Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications
Parallel tempering MCMC acceleration using reconfigurable hardware
ARC'12 Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications
FPGA-specific synthesis of loop-nests with pipelined computational cores
Microprocessors & Microsystems
Faithful single-precision floating-point tangent for FPGAs
Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Floating-Point Exponentiation Units for Reconfigurable Computing
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Instruction set extensions for dynamic time warping
Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
| Hi-index | 0.00 |
Editor's note:Efficient implementation of basic, data-path circuit elements is of fundamental importance to achieving high performance in FPGA-based acceleration of scientific computing. This work presents a leading effort to automate the production of pipelined data-path circuits for implementing numerical functions.—George A. Constantinides (Imperial College London) and Nicola Nicolici (McMaster University)