A 98 GMACs/W 32-core vector processor in 65nm CMOS

Authors:
Xun He;Dajiang Zhou;Xin Jin;Satoshi Goto
Affiliations:
Waseda University, Fukuoka, Japan;Waseda University, Fukuoka, Japan;Waseda University, Fukuoka, Japan;Waseda University, Fukuoka, Japan
Venue:
Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
Year:
2011

A class of compatible cache consistency protocols and their support by the IEEE futurebus

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
The filter cache: an energy efficient memory structure

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Cell Multiprocessor Communication Network: Built for Speed

IEEE Micro
SimICS/sun4m: a virtual workstation

ATEC '98 Proceedings of the annual conference on USENIX Annual Technical Conference

Hi-index	0.00