Orchestrated multi-level information flow analysis to understand SoCs

Authors:
Görschwin Fey
Affiliations:
University of Bremen, Bremen, Germany
Venue:
Proceedings of the 48th Design Automation Conference
Year:
2011

Citing 5
Cited 0

Design intent coverage revisited

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Inferno: streamlining verification with inferred semantics

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Post-silicon bug localization in processors using instruction footprint recording and analysis (IFRA)

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
What went wrong: explaining counterexamples

SPIN'03 Proceedings of the 10th international conference on Model checking software
Design-Intent Coverage—A New Paradigm for Formal Property Verification

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Complex Systems on Chip are developed by large design teams integrating various different blocks. Typically, no single person in the design team understands all details of such a design. Integrating new designers into the team as well as debugging failures or performance problems becomes a time-consuming cost-generating threat to the overall project. We envision tool support for these critical steps. The paths of information flow are automatically extracted and explanations for certain behavior are derived by reasoning engines. Then, the designer interactively explores the design within this environment.