Design intent coverage revisited

Authors:
Arnab Sinha;Pallab Dasgupta;Bhaskar Pal;Sayantan Das;Prasenjit Basu;P. P. Chakrabarti
Affiliations:
Indian Institute of Technology, Kharagpur, India;Indian Institute of Technology, Kharagpur, India;Indian Institute of Technology, Kharagpur, India;Indian Institute of Technology, Kharagpur, India;Indian Institute of Technology, Kharagpur, India;Indian Institute of Technology, Kharagpur, India
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2009

Citing 6
Cited 4

The complexity of propositional linear temporal logics

Journal of the ACM (JACM)
Coverage estimation for symbolic model checking

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Model checking

Model checking
Coverage Metrics for Temporal Logic Model Checking

TACAS 2001 Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems
What lies between design intent coverage and model checking?

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A Roadmap for Formal Property Verification

A Roadmap for Formal Property Verification

Orchestrated multi-level information flow analysis to understand SoCs

Proceedings of the 48th Design Automation Conference
Towards accelerating irregular EDA applications with GPUs

Integration, the VLSI Journal
Automated feature localization for hardware designs using coverage metrics

Proceedings of the 49th Annual Design Automation Conference
Cohesive Coverage Management: Simulation Meets Formal Methods

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Design intent coverage is a formal methodology for analyzing the gap between a formal architectural specification of a design and the formal functional specifications of the component RTL blocks of the design. In this article we extend the design intent coverage methodology to hybrid specifications containing both state-machines and formal properties. We demonstrate the benefits of this extension in two domains of considerable recent interest, namely (a) the use of auxiliary state-machines in formal specifications, and (b) the use of modest sized RTL blocks in the design intent coverage analysis.