Universal Serial Bus System Architecture
Universal Serial Bus System Architecture
Integrating Communication Cost Estimation in Embedded Systems Design: A PCI Case Study
VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
QoS Support for USB 2.0 Periodic and Sporadic Device Requests
RTSS '04 Proceedings of the 25th IEEE International Real-Time Systems Symposium
Linux Device Drivers, 3rd Edition
Linux Device Drivers, 3rd Edition
The Use of Device Simulation in Development of USB Storage Devices
ANSS-41 '08 Proceedings of the 41st Annual Simulation Symposium (anss-41 2008)
Formula-based TCP throughput prediction with available bandwidth
IEEE Communications Letters
Integrating communication protocol selection with hardware/software codesign
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Bandwidth estimation: metrics, measurement techniques, and tools
IEEE Network: The Magazine of Global Internetworking
| Hi-index | 0.00 |
When designing an SoC (system-on-chip), one should ensure that the chip's architecture delivers optimal data throughput for high-speed connectivity blocks on practical use, taking of several layers of software into account. Previous works such as simulation based estimation method or analytical method that focused on estimation of low level throughput in link layer are not adequate for accurately estimating throughput of the real silicon SoC because practical use cases of such complex connectivity blocks typically require extensive software operation on top of platform operating systems like Linux. FPGA-based emulation, therefore, is commonly used to verify functional correctness of complex connectivity blocks in a more realistic usage scenario with real connectivity devices like USB 2.0 mass storage devices. Speed of FPGA emulation, though, is scaled down significantly because of inherent limitation of FPGA emulation while speed of interface to real connectivity devices is required to be at-speed for compliance with connectivity specification standards. For this reason, scaling factors of speed are not uniform and, thus, measurement of performance is not accurate. This paper proposes a method to compensate errors due to the non-uniform scaling factors. In the proposed method, measurements of various parameters in FPGA emulation are applied to a high-accuracy estimation model that we created. Our method was applied to USB2.0, and the experimental result shows 4.1% of estimation error.