A scalable architecture for H.264/AVC variable block size motion estimation on FPGAs

Authors:
Theepan Moorthy;Phoebe Ping Chen;Andy Ye
Affiliations:
Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada;Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada;Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada
Venue:
WSEAS Transactions on Signal Processing
Year:
2011

Citing 7
Cited 0

A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Scalable VLSI Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
A VLSI Architecture for Variable Block Size Motion Estimation in H.264/AVC with Low Cost Memory Organization

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264/AVC

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Hexagon-based search pattern for fast block motion estimation

IEEE Transactions on Circuits and Systems for Video Technology
An effective variable block-size early termination algorithm for H.264 video coding

IEEE Transactions on Circuits and Systems for Video Technology
Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we investigate the use of Field-Programmable Gate Arrays (FPGAs) in the design of a highly scalable Variable Block Size Motion Estimation architecture for the H.264/AVC video encoding standard. The scalability of the architecture allows one to incorporate the system into low cost single FPGA solutions for low-resolution video encoding applications as well as into high performance multi-FPGA solutions targeting high-resolution applications. To overcome the performance gap between FPGAs and Application Specific Integrated Circuits, our design minimizes the increase in memory bandwidth as the design scales. The core computing unit of the architecture is implemented on FPGAs and its performance is reported. It is shown that the computing unit is able to achieve 58 frames per second (fps) performance for 640×480 resolution VGA video while incurring only 4.5% LUT and 6.3% DFF utilization on a Xilinx XC5VLX330 FPGA. With 8 computing units at 38% LUT and 55% DFF utilization, the architecture is able to achieve 50 fps performance for encoding full 1920×1088 progressive HDTV video.