A timing-accurate modeling and simulation environment for networked embedded systems
Proceedings of the 40th annual Design Automation Conference
Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems
Proceedings of the 2004 international symposium on Low power electronics and design
An energy-efficient FPGA-based packet processing framework
EUNICE'10 Proceedings of the 16th EUNICE/IFIP WG 6.6 conference on Networked services and applications: engineering, control and management
Reducing system level power consumption for mobile and embedded platforms
ARCS'05 Proceedings of the 18th international conference on Architecture of Computing Systems conference on Systems Aspects in Organic and Pervasive Computing
| Hi-index | 0.00 |
In this paper, we discuss the design and the implementation details of a simulation framework which provides an easy-to-use environment for modeling of a network device. This framework comes with a packet processing architecture that can be modified and extended for a particular network device. Moreover, this framework enables the energy-consumption evaluation of the modeled network hardware by the application of energy management modules which can turn off unused modules. The framework is implemented using the SystemC programming language which is suitable for description of hardware and the software running on it. Finally, a use-case of 8-port gigabit switch based on the implemented packet processing framework is evaluated in different network scenarios.