Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems

  • Authors:
  • Ravindra Jejurikar;Rajesh Gupta

  • Affiliations:
  • University of California, Irvine, CA;University of California, San Diego, CA

  • Venue:
  • Proceedings of the 2004 international symposium on Low power electronics and design
  • Year:
  • 2004

Quantified Score

Hi-index 0.00

Visualization

Abstract

Traditionally, dynamic voltage scaling (DVS) techniques have focused on minimizing the processor energy consumption as opposed to the entire system energy consumption. The slowdown resulting from DVS can increase the energy consumption of components like memory and network interfaces. Furthermore, the leakage power consumption is increasing with the scaling device technology and must also be taken into account. In this work, we consider energy efficient slowdown in a real-time task system. We present an algorithm to compute task slowdown factors based on the contribution of the processor leakage and standby energy consumption of the resources in the system. Our simulation experiments using randomly generated task sets show on an average 10% energy gains over traditional dynamic voltage scaling. We further combine slowdown with procrastination scheduling which increases the average energy savings to 15%. We show that our scheduling approach minimizes the total static and dynamic energy consumption of the systemwide resources.