CacheVisor: a toolset for visualizing shared caches in multicore and multithreaded processors

Authors:
Dmitry Evtyushkin;Peter Panfilov;Dmitry Ponomarev
Affiliations:
Moscow State Institute of Electronics and Mathematics, Technical University, Department of Computer Systems and Networks, Moscow;Moscow State Institute of Electronics and Mathematics, Technical University, Department of Computer Systems and Networks, Moscow;State University of New York at Binghamton, Department of Computer Science, Binghamton, NY
Venue:
PaCT'11 Proceedings of the 11th international conference on Parallel computing technologies
Year:
2011

Citing 5
Cited 0

Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

IEEE Micro
Dynamic Thermal Management for High-Performance Microprocessors

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches

Proceedings of the 36th annual international symposium on Computer architecture
POWER7 multi-core processor design

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present CacheVisor - a toolset for visualizing the behavior of shared caches in multicore and multithreaded processors. CacheVisor uses the memory access traces generated by the execution-driven processor simulation to graphically depict the cache sharing dynamics among applications that concurrently use the cache. We present the implementation of CacheVisor and describe how it can be used in computer architecture research and education. The public release of CacheVisor is planned in the near future.