Toward Dark Silicon in Servers

Authors:
Nikos Hardavellas;Michael Ferdman;Babak Falsafi;Anastasia Ailamaki
Affiliations:
Northwestern University;Carnegie Mellon University;École Polytechnique Fédérale de Lausanne;École Polytechnique Fédérale de Lausanne
Venue:
IEEE Micro
Year:
2011

Citing 0
Cited 23

Clearing the clouds: a study of emerging scale-out workloads on modern hardware

ASPLOS XVII Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems
QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Looking back and looking forward: power, performance, and upheaval

Communications of the ACM
Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse

Proceedings of the 49th Annual Design Automation Conference
Dynamic adaptive virtual core mapping to improve power, energy, and performance in multi-socket multicores

Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing
Power Limitations and Dark Silicon Challenge the Future of Multicore

ACM Transactions on Computer Systems (TOCS)
Designing for dark silicon: a methodological perspective on energy efficient systems

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Scale-out processors

Proceedings of the 39th Annual International Symposium on Computer Architecture
Quantifying the Mismatch between Emerging Scale-Out Applications and Modern Processors

ACM Transactions on Computer Systems (TOCS)
Power challenges may end the multicore era

Communications of the ACM
Predictability for timing and temperature in multiprocessor system-on-chip platforms

ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Computational sprinting on a hardware/software testbed

Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems
A general constraint-centric scheduling framework for spatial architectures

Proceedings of the 34th ACM SIGPLAN conference on Programming language design and implementation
Navigating big data with high-throughput, energy-efficient data partitioning

Proceedings of the 40th Annual International Symposium on Computer Architecture
LINQits: big data on little clients

Proceedings of the 40th Annual International Symposium on Computer Architecture
Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache

Proceedings of the 40th Annual International Symposium on Computer Architecture
Systematic evaluation of workload clustering for extremely energy-efficient architectures

ACM SIGARCH Computer Architecture News
Model-based cache-aware dispatching of object-oriented software for multicore systems

Journal of Systems and Software
UWB microwave imaging for breast cancer detection: Many-core, GPU, or FPGA?

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
Leakage energy estimates for HPC applications

E2SC '13 Proceedings of the 1st International Workshop on Energy Efficient Supercomputing
Meet the walkers: accelerating index traversals for in-memory databases

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip

Microprocessors & Microsystems
DeSyRe: On-demand system reliability

Microprocessors & Microsystems

Quantified Score

Hi-index	0.03

Visualization

Abstract

Server chips will not scale beyond a few tens to low hundreds of cores, and an increasing fraction of the chip in future technologies will be dark silicon that we cannot afford to power. Specialized multicore processors, however, can leverage the underutilized die area to overcome the initial power barrier, delivering significantly higher performance for the same bandwidth and power envelopes.