Carbon nanotube field-effect transistors and logic circuits
Proceedings of the 39th annual Design Automation Conference
Analysis and Design of Analog Integrated Circuits
Analysis and Design of Analog Integrated Circuits
Experimental and Simulation Studies of Single-Electron-Transistor-Based Multiple-Valued Logic
ISMVL '03 Proceedings of the 33rd International Symposium on Multiple-Valued Logic
The Prospects for Multivalued Logic: A Technology and Applications View
IEEE Transactions on Computers
SIMON-A simulator for single-electron tunnel devices and circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.00 |
This paper presents the characterization and design of a Static Random Access Memory (SRAM) cell at nano scale ranges. The proposed SRAM cell incorporates a Single-Electron (SE) turnstile and a Single-Electron Transistor (SET)/MOS circuit in its operation, hence its hybrid nature. Differently from previous cells, the hybrid circuit is utilized to sense (measure) on a voltage-basis the presence of at least an electron as stored in memory, while the turnstile enables the single electron transfer in and out of the storage node. The two memory operations (read and write) are facilitated by utilizing these hybrid circuits; moreover the proposed SRAM cell shows compatibility with MOSFET technology. HSPICE simulation shows that the proposed SRAM cell operates correctly at 45 and 32 nm with good performance in terms of propagation delay, signal integrity, stability and power consumption.