An early performance analysis of POWER7-IH HPC systems

  • Authors:
  • Kevin J. Barker;Adolfy Hoisie;Darren J. Kerbyson

  • Affiliations:
  • Performance and Architecture Lab, Pacific Northwest National Laboratory, Richland, WA;Performance and Architecture Lab, Pacific Northwest National Laboratory, Richland, WA;Performance and Architecture Lab, Pacific Northwest National Laboratory, Richland, WA

  • Venue:
  • Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this work we present a performance evaluation of the POWER7-IH processor and of integrated systems built from it. We describe the architecture of P7-IH with an emphasis on those characteristics that have a direct impact on the performance for large-scale HPC systems and applications. An important area of emphasis is the memory and communication subsystems and their impact on achievable application performance. The results from a set of micro-benchmarks are presented that include memory, communication and OS-noise characteristics. In addition the results from several production level applications are analyzed and their performance linked to the results of the micro-benchmarks through the use of accurate performance models. The models will also be employed in exploring the achievable performance of these applications on much larger systems.