Specification, synthesis, and verification of hazard-free asynchronous circuits

Authors:
Cho W. Moon;Paul R. Stephan;Robert K. Brayton
Affiliations:
-;-;-
Venue:
Journal of VLSI Signal Processing Systems - Special issue: asynchronous circuit design for VLSI signal processing
Year:
1994

Citing 0
Cited 3

Elimination of dynamic hazards by factoring

DAC '93 Proceedings of the 30th international Design Automation Conference
Hazard-Free Self-Timed Design: Methodology and Application to Asynchronous Routing in an Heterogeneous Parallel Machine

Journal of VLSI Signal Processing Systems
Hazard-free self-timed design: methodology and application

Integrated Computer-Aided Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract