A real-time and parametric parallel video compression architecture using FPGA

Authors:
Cássio A. Carneiro;Francisco M. P. Garcia;Flávia M. Freitas;Zélia M. A. Peixoto;Amanda R. M. Diniz;Abraham Alcaim
Affiliations:
Pontifical Catholic University of Minas Gerais, Belo Horizonte, MG, Brazil;Pontifical Catholic University of Minas Gerais, Belo Horizonte, MG, Brazil;Pontifical Catholic University of Minas Gerais, Belo Horizonte, MG, Brazil;Pontifical Catholic University of Minas Gerais, Belo Horizonte, MG, Brazil;Pontifical Catholic University of Minas Gerais, Belo Horizonte, MG, Brazil;Pontifical Catholic University of Rio de Janeiro, Rio de Janeiro, RJ, Brazil
Venue:
ISPA'06 Proceedings of the 2006 international conference on Frontiers of High Performance Computing and Networking
Year:
2006

Citing 5
Cited 0

Fundamentals of digital image processing

Fundamentals of digital image processing
Image and Video Compression Standards: Algorithms and Architectures

Image and Video Compression Standards: Algorithms and Architectures
Project Space Exploration on the 2-D DCT Architecture of a JPEG Compressor Directed to FPGA Implementation

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Discrete Cosine Transfom

IEEE Transactions on Computers
Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper presents a novel parallel architecture which performs a streamed-based processing of the two-dimensional Discrete Cosine Transform (2D-DCT) for real time video compression applications. This proposal consists in using a programmable device, such as FPGA, to implement kernels of one-dimensional DCT (1D-DCT), referred to as DCT-kernels, which can be instantiated, so many as necessary, to attend the required pixel rate for a specific purpose. The implementation of the architecture proposed for the DCT-kernel also presents some interesting features that represent an advantage over the classical architectures for 1D-DCT available in the literature, mainly when a parallel architecture is supposed to use some of them. Two different applications, standard definition television (SDTV) and high definition television (HDTV), have employed the proposed parallel architecture using different number of DCT-kernels in order to show the potential of its use and real possibilities of enlarging the set of candidate applications.