Bandwidth optimization of the EMCI for a high performance 32-bit DSP

Authors:
Dong Wang;Xiao Hu;Shuming Chen;Yang Guo
Affiliations:
Microelectronics Institute, School of Computer Science, National University of Defense Technology, Changsha, Hunan Province, China;Microelectronics Institute, School of Computer Science, National University of Defense Technology, Changsha, Hunan Province, China;Microelectronics Institute, School of Computer Science, National University of Defense Technology, Changsha, Hunan Province, China;Microelectronics Institute, School of Computer Science, National University of Defense Technology, Changsha, Hunan Province, China
Venue:
ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2006

Citing 6
Cited 0

Hardware support for real-time embedded multiprocessor system-on-a-chip memory management

Proceedings of the tenth international symposium on Hardware/software codesign
Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC)

ISVLSI '03 Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03)
Synthesis and Estimation of Memory Interfaces for FPGA-based Reconfigurable Computing Engines

FCCM '03 Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
An External Memory Interface for FPGA-Based Computing Engines

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Pipelined Memory Controllers for DSP Applications Handling Unpredictable Data Accesses

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
The Design and Analysis of a High Performance Embedded External Memory Interface

ICESS '05 Proceedings of the Second International Conference on Embedded Software and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Memory bandwidth and interface flexibility are often bottlenecks of embedded processors. The research about memory bandwidth optimization has become a hot topic. This paper introduces four new bandwidth optimization methods for External Memory Control Interface (EMCI) integrated in high performance digit signal processors (DSP), and aims at realization of the maximum throughput of data transmission and architecture flexibility, i.e. programmable and decoupled structure, pipelined transmission of burst mode, programmable priority for arbitration, and preferential reading based on cache-line offset. The experiment results show that the performance improvement is remarkable, but different for synchronous and asynchronous memories, and depends on the application behavior. The decoupled structure proves to be of great benefit to the architectural exploration and optimization for DSPs.