Acceleration techniques for chip-multiprocessor simulator debug

Authors:
Haixia Wang;Dongsheng Wang;Peng Li
Affiliations:
Research Institute of Information Technology, National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China;Research Institute of Information Technology, National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China;Research Institute of Information Technology, National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China
Venue:
ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2006

Citing 5
Cited 0

The case for a single-chip multiprocessor

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
A Chip-Multiprocessor Architecture with Speculative Multithreading

IEEE Transactions on Computers
A Single-Chip Multiprocessor

Computer
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
The Liberty Simulation Environment: A deliberate approach to high-level system modeling

ACM Transactions on Computer Systems (TOCS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

By exploring thread-level parallelism, chip multiprocessor(CMP) can dramatically improve the performance of server and commercial applications. However, complex CMP chip architecture made debugging work time-consuming and rather hard. In this paper, based on the experience of debugging CMP simulator ThumpCMP, we present a set of acceleration techniques, including automatic cache-coherence check, fast error location, and workload rerun times reducing technique. The set of techniques have been demonstrated to be able to make CMP chip debugging work much easier and much faster.