An Immunochip Architecture and Its Emulation
EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
The Architecture For A Hardware Immune System
EH '01 Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware
Self-Nonself Discrimination in a Computer
SP '94 Proceedings of the 1994 IEEE Symposium on Security and Privacy
Robot Error Detection Using an Artificial Immune System
EH '03 Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware
Finite State Machine Synthesis with Concurrent Error Detection
ITC '99 Proceedings of the 1999 IEEE International Test Conference
A learning, multi-layered, hardware artificial immune system implemented upon an embryonic array
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
An immunological approach to change detection: algorithms, analysis and implications
SP'96 Proceedings of the 1996 IEEE conference on Security and privacy
An adaptive self-tolerant algorithm for hardware immune system
ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
IEEE Transactions on Evolutionary Computation
Hi-index | 0.00 |
Self-Tolerance is a key issue in Hardware Immune Systems. Two novel detector set updating strategies are proposed in this paper as approaches to the self-tolerant problem in Hardware Immune Systems. Compared with previous detector set updating strategies, results of simulation experiments show that the detector sets being updated by the new strategies are less affected by the growing of the self set, and have a better coverage on the non-self space. Moreover, the improvement is notable when the self set is unavailable during the updating of the detector set.