Comparative investigation into classical and spiking neuron implementations on FPGAs

Authors:
Simon Johnston;Girijesh Prasad;Liam Maguire;Martin McGinnity
Affiliations:
Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, N.Ireland;Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, N.Ireland;Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, N.Ireland;Intelligent Systems Engineering Laboratory, Faculty of Engineering, University of Ulster, Derry, N.Ireland
Venue:
ICANN'05 Proceedings of the 15th international conference on Artificial Neural Networks: biological Inspirations - Volume Part I
Year:
2005

Citing 1
Cited 6

The implementation of fuzzy systems, neural networks and fuzzy neural networks using

Information Sciences: an International Journal

Challenges for large-scale implementations of spiking neural networks on FPGAs

Neurocomputing
Inter-neuron communication strategies for spiking neural networks

Neurocomputing
Integrative connectionist learning systems inspired by nature: current models, future trends and challenges

Natural Computing: an international journal
Hardware implementation of spiking neural network classifiers based on backpropagation-based learning algorithms

IJCNN'09 Proceedings of the 2009 international joint conference on Neural Networks
Artificial neural networks in hardware: A survey of two decades of progress

Neurocomputing
A time multiplexing architecture for inter-neuron communications

ICANN'06 Proceedings of the 16th international conference on Artificial Neural Networks - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

The current growth of neuron technology is reflected by the increasing focus on this research area within the European research community. One topic is the implementation of neural networks (NNs) onto silicon. FPGAs provide an excellent platform for such implementations. The development of NNs has led to multiple abstractions for various generations. The different demands that each generation pose, present different design challenges. This has left ambiguous decisions for the neuroengineer into what model to implement. The authors have undertaken an investigation into four commonly selected neuron models, two classical models and two formal spike models. A software classification problem is combined with hardware resource requirements for FPGAs, implemented utilising a novel design flow. This provides an overall comparative analysis to be made and identification of the most suitable model to implement on an FPGA.