Signalling techniques and their effect on neural network implementation sizes
Information Sciences: an International Journal
PI '99 Proceedings of the The 6th International Conference on Parallel Interconnects
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Global interconnect design in a three-dimensional system-on-a-chip
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Comparative investigation into classical and spiking neuron implementations on FPGAs
ICANN'05 Proceedings of the 15th international conference on Artificial Neural Networks: biological Inspirations - Volume Part I
Evaluation of self-collimated beams in photonic crystals for optical interconnect
IEEE Journal on Selected Areas in Communications
IEEE Transactions on Neural Networks
Scalable closed-boundary analog neural networks
IEEE Transactions on Neural Networks
EMBRACE: emulating biologically-inspired architectures on hardware
NN'08 Proceedings of the 9th WSEAS International Conference on Neural Networks
On two-layer brain-inspired hierarchical topologies – a rent's rule approach –
Transactions on High-Performance Embedded Architectures and Compilers IV
Hi-index | 0.01 |
This paper investigates alternative approaches to conventional metal interconnect for inter-neuron communication in spiking neural networks (SNNs). Two communication methodologies are considered where the first approach uses a time multiplexing architecture (TMA) where neurons on one layer are sampled sequentially and the associated spikes are transmitted to neurons in subsequent layers via a single metal track. Pulse transmission delays occur between neuron layers and the consequence of these delays on the performance of a SNN is investigated. In the second approach, capacitive coupling (CC) between neuron layers is used as the communication method and a model that predicts the dependency of the coupling signals between neuron layers as a function of the neuron density, frequency and track loading is presented. To maximise the available bandwidth and also the number of frequencies that can be utilised, micro-electro-mechanical systems (MEMS) are considered because of their high Q value. Issues such as frequency matching, MEMS processing, fabrication of capacitors and associated oscillator/filter circuits are discussed. The paper investigates both approaches and a comparison between the silicon area occupied by these and conventional metal is given for a 1.5@mm CMOS process.