Structuring Z specifications with views
ACM Transactions on Software Engineering and Methodology (TOSEM)
ACM SIGSOFT Software Engineering Notes
A Methodology for the Formal Analysis of Asynchronous Micropipelines
FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design
Digital System Design with VHDL (2nd Edition)
Digital System Design with VHDL (2nd Edition)
Minimal length test vectors for multiple-fault detection
Theoretical Computer Science - Mathematical foundations of programming semantics
Information Flow Analysis for Fail-Secure Devices
The Computer Journal
Tracing secure information flow through mode changes
ACSC '06 Proceedings of the 29th Australasian Computer Science Conference - Volume 48
Product flow analysis in distribution networks with a fixed time horizon
ACSC '08 Proceedings of the thirty-first Australasian conference on Computer science - Volume 74
Integrating hardware and software information flow analyses
Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
MDA-Based re-engineering with object-z
MoDELS'06 Proceedings of the 9th international conference on Model Driven Engineering Languages and Systems
Verifying abstract information flow properties in fault tolerant security devices
ICFEM'06 Proceedings of the 8th international conference on Formal Methods and Software Engineering
Tool-supported dataflow analysis of a security-critical embedded device
AISC '12 Proceedings of the Tenth Australasian Information Security Conference - Volume 125
Data flow analysis of embedded program expressions
AISC '12 Proceedings of the Tenth Australasian Information Security Conference - Volume 125
Hi-index | 0.00 |
We describe a tool for analysing information flow in security hardware. It identifies both sub-circuits critical to the preservation of security as well as the potential for information flow due to hardware failure. The tool allows for the composition of both logical and physical views of circuit designs. An example based on a cryptographic device is provided.