Virtualization within a parallel array of homogeneous processing units

Authors:
Marc Stöttinger;Alexander Biedermann;Sorin Alexander Huss
Affiliations:
Department of Computer Science, Integrated Circuits and Systems Lab, Technische Universität Darmstadt, Darmstadt, Germany;Department of Computer Science, Integrated Circuits and Systems Lab, Technische Universität Darmstadt, Darmstadt, Germany;Department of Computer Science, Integrated Circuits and Systems Lab, Technische Universität Darmstadt, Darmstadt, Germany
Venue:
ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
Year:
2010

Citing 10
Cited 1

Middleware: a model for distributed system services

Communications of the ACM
Distributed Systems: Principles and Paradigms

Distributed Systems: Principles and Paradigms
Improved Algorithms for Elliptic Curve Arithmetic in GF(2n)

SAC '98 Proceedings of the Selected Areas in Cryptography
An Architecture for Self-Healing Digital Systems

Journal of Electronic Testing: Theory and Applications
Guide to Elliptic Curve Cryptography

Guide to Elliptic Curve Cryptography
Reconfigurable Architecture for Autonomous Self-Repair

IEEE Design & Test
Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform

FCCM '05 Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Strategies to On- Line Failure Recovery in Self- Adaptive Systems based on Dynamic and Partial Reconfiguration

AHS '06 Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems
RDMS: A hardware task scheduling algorithm for Reconfigurable Computing

IPDPS '09 Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing

Secure virtualization within a multi-processor soft-core system-on-chip architecture

ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Our work aims at adapting the concept of virtualization, which is known from the context of operating systems, for concurrent hardware design. By contrast, the proposed concept applies virtualization not to processors or applications but to smaller processing units within a parallel array of homogeneous instances and individual tasks. Thereby, virtualization during runtime enables fault tolerance without the need for spare redundancy: The proposed architecture is able to switch seamlessly between parallelism for execution acceleration and redundancy for fault tolerance. In addition, faulty instances are completely decoupled from the system. This allows for an easy dynamic and partial reconfiguration. Using this concept, self-healing mechanisms can be implemented, as decoupled, faulty instances may be replaced by operational instances during reconfiguration. We present this hardware-based virtualization concept on the basis of a parallel array of multipliers used for ECC point-multiplications.