FPGA implementation of QR decomposition using MGS algorithm

Authors:
Akkarat Boonpoonga;Sompop Janyavilas;Phaophak Sirisuk;Monai Krairiksh
Affiliations:
Department of Computer Engineering, Mahanakorn University of Technology, Nongchok, Bangkok, Thailand;Department of Computer Engineering, Mahanakorn University of Technology, Nongchok, Bangkok, Thailand;Department of Computer Engineering, Mahanakorn University of Technology, Nongchok, Bangkok, Thailand;Faculty of Engineering, King Mongkut’s Institute of Technology Ladkrabang, Bangkok, Thailand
Venue:
ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
Year:
2010

Citing 3
Cited 1

Design of a parameterizable Silicon intellectual property core for QR-based RLS filtering

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Novel mapping of a linear QR architecture

ICASSP '99 Proceedings of the Acoustics, Speech, and Signal Processing, 1999. on 1999 IEEE International Conference - Volume 04
From theory to practice: an overview of MIMO space-time coded wireless systems

IEEE Journal on Selected Areas in Communications

Scalable matrix decompositions with multiple cores on FPGAs

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

FPGA implementation of MGS-QRD is presented in this paper. Mapping conventional QR triangular array of (2m2+3m+1) cells onto a linear architecture of m+1 cells is employed to reduce the number of required QR processors. The architecture for MGS-QRD implementation is discussed, including the structure of a boundary cell (BC) and internal cell (IC). A divider in BC is modified as a Look-Up Table (LUT) and multiplier. The multiplier divided from the divider can be accomplished by sharing it with another multiplier to reduce the resource for BC implementation. Furthermore, the conventional complex multiplication in IC is also modified with three multipliers and four adders. The designed architecture based on discrete mapping of MGS-QRD is implemented to examine FPGA resource utilization. The implementation results show the FPGA performance and resource utilization of MGS-QRD.