CODACS project: a development tool for embedded system prototyping

  • Authors:

  • Lorenzo Verdoscia

  • Affiliations:

  • Institute for High Performance Computing and Networking (ICAR) CNR, Napoli, Italy

  • Venue:
  • ICESS'04 Proceedings of the First international conference on Embedded Software and Systems
  • Year:
  • 2004

Quantified Score

Hi-index 0.01

Visualization

Abstract

The advent of FPGAs and Intellectual Property core availability allow great freedom in the customization of platform processors for embedded systems. One of the new challenges that such technologies present is how to implement a high performance application on devices with hundreds coarse-grained computing units running at 200 MHz, rather than on one processor running at 20 GHz. Consequently, to profit by spatial parallelism that such devices offer becomes a non marginal issue. From the architectural point of view, at least two questions arise: how to exploit such spatial parallelism; how to program such platforms. The first one brings us to seriously reconsider the dataflow paradigm, given the fine grain nature of its operations. The second one brings us to seriously reconsider the functional programming style, given its inherent simplicity in writing parallel programs. In this paper we will discuss our experience in combining these two approaches inside CODACS (COnfigurable DAtaflow Computing System) demonstrator. The resulting architecture offers interesting properties not only as stand-alone computing system but also as development tool for Application Specific Processor (ASPs) prototyping activities.